Architecture of Computers and Parallel Systems
Part 3: RISC Processors

Ing. Petr Olivka
petr.olivka@vsb.cz

Department of Computer Science

FEI VSB-TUO
Architecture of Computers and Parallel Systems
Part 3: RISC Processors

Ing. Petr Olivka
petr.olivka@vsb.cz

Department of Computer Science
FEI VSB-TUO

INVESTMENTS IN EDUCATION DEVELOPMENT
CISC and RISC Processors

In the 1970's the processor was a very complicated circuit controlled by a microprogram controller that used to have hundreds of machine instructions. The processor development took long time, required complicated testing and large team of development experts. All new processors were very expensive.

Many experts pointed to uselessness of this construction and started to think about new technology.

Research teams from universities and computer manufacturers labs started to study available programs from various branches and used for different purposes. Researchers studied machine language of programs created directly in assembly code and programs compiled by programming language compilers.

To compare the results more objectively, they selected only programs for one specific computer – the IBM 360 System.
The result of research was a statistic of machine instructions usage and it was introduced to the professional public.

The next table shows the static frequency of used instructions:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
<th>Freq [%]</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOAD</td>
<td>Read from memory</td>
<td>26.6</td>
</tr>
<tr>
<td>STORE</td>
<td>Write to memory</td>
<td>15.6</td>
</tr>
<tr>
<td>Jcond</td>
<td>Conditional jump</td>
<td>10.0</td>
</tr>
<tr>
<td>LOADA</td>
<td>Load address</td>
<td>7.0</td>
</tr>
<tr>
<td>SUB</td>
<td>Subtract</td>
<td>5.8</td>
</tr>
<tr>
<td>CALL</td>
<td>Call subroutine</td>
<td>5.3</td>
</tr>
<tr>
<td>SLL</td>
<td>Bit shift left</td>
<td>3.6</td>
</tr>
<tr>
<td>IC</td>
<td>Insert character</td>
<td>3.2</td>
</tr>
</tbody>
</table>
... CISC and RISC Processors

When the program is running, some parts of it are used with a different frequency than other parts or a code is repeated in a loop. The next table shows the dynamic frequency of used instructions:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Freq [%]</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOAD</td>
<td>27.3</td>
</tr>
<tr>
<td>Jcond</td>
<td>13.7</td>
</tr>
<tr>
<td>STORE</td>
<td>9.8</td>
</tr>
<tr>
<td>CMP</td>
<td>6.2</td>
</tr>
<tr>
<td>LOADA</td>
<td>6.1</td>
</tr>
<tr>
<td>SUB</td>
<td>4.5</td>
</tr>
<tr>
<td>IC</td>
<td>4.1</td>
</tr>
<tr>
<td>ADD</td>
<td>3.7</td>
</tr>
</tbody>
</table>

- LOAD: Read from memory
- Jcond: Conditional jump
- STORE: Write to memory
- CMP: Compare
- LOADA: Load address
- SUB: Subtract
- IC: Insert character
- ADD: Addition
... CISC and RISC Processors

From the previous tables we can see that in 50% of cases there are only three instructions used! And eight instructions are used in 75%. Other instructions are used with frequency less then one percent, many instruction are used in 1/1000 percent, and a part of instruction set is never used!

It is clear from this research that development of a processor with a large instruction set is not effective. At the end of 70's and early 80's new era of processors started. We started to divide processors to two groups:

- **CISC** – Complex Instruction Set Computer.
- **RISC** – Reduced Instruction Set Computer.
The instruction set reduction is a well known feature of RISC processors. But developers had more goals in mind to improve the overall construction quality of the processor. Briefly they can be summarized into several points:

- Only basic instructions are implemented. Complex instructions are substituted by sequence of instructions.
- All instructions have the same length – reading instruction from the memory is faster.
- All instructions use the same format – instruction decoding is easier and decoding unit can be simple.
- Microprogramming controller is replaced by faster hardwired controller.
- Only two instructions can read/write data from/to memory – LOAD and STORE.
... RISC Processors

- Addressing modes are reduced to minimum number.
- More registers are implemented directly in processor.
- Pipelined execution of instruction is used.
- In every machine cycle one instruction is completed.
- Complex technical processor equipment is transferred to the programming language compiler. Programming in assembly language is not recommended.

All these features make up sophisticated and coherent circuit. When all instructions have the same length and format, then Fetch and Decode Unit can have simple design and can work faster.

More registers have to be implemented, because all instructions are not able to access data directly in the memory and more temporary data is necessary to be stored in the processor.
Pipelining

The Pipelining is the second well known property of the RISC processors, and it is very often mentioned by manufacturers. Now we will explain this principle.

The processor is a sequential circuit. It takes input command for processing and until it is done, it does not accept any new command. The simple scheme of the sequential circuit is on the next figure:

The Input IN reads commands, the output OUT saves results and registers store the state of the circuit. The speed of execution is in the most cases given by external clock source.
... Pipelining

Because instructions are executed in more steps and these steps are processed in different part of circuit, experts tried to figure out, how to use all parts of processors permanently. They changed sequential circuit to chain of independent circuits. The result is visible on the next scheme:

Circuits S1 ÷ SN are separated stages of instruction execution. Blocks R1 ÷ RN are registers for temporary results passed between single steps. Input reads the instruction and output saves the result after processing.

To consider the circuit as pipelined, all stages have to work for the same time, otherwise the slowest one hinders the process.
Now we can view instruction execution in five steps:

1. **FE** – Fetch instruction.
2. **DE** – Decoding instruction.
3. **LD** – Load data and operands.
4. **EX** – Instruction execution.
5. **ST** – Store result.

The instruction processing of CISC/RISC can be shown in the following diagrams – the dependencies of machine cycle $T_N$ and individual stages of processing:
... Pipelining

Machine instruction processing in the CISC processor:

<table>
<thead>
<tr>
<th></th>
<th>T₁</th>
<th>T₂</th>
<th>T₃</th>
<th>T₄</th>
<th>T₅</th>
<th>T₆</th>
<th>T₇</th>
<th>T₈</th>
<th>T₉</th>
<th>T₁₀</th>
</tr>
</thead>
<tbody>
<tr>
<td>FE</td>
<td>I₁</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I₂</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DE</td>
<td></td>
<td>I₁</td>
<td></td>
<td></td>
<td></td>
<td>I₂</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD</td>
<td></td>
<td></td>
<td>I₁</td>
<td></td>
<td></td>
<td>I₂</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EX</td>
<td></td>
<td></td>
<td></td>
<td>I₁</td>
<td></td>
<td>I₂</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ST</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I₁</td>
<td></td>
<td>I₂</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

On the diagram, you can see that the CISC processor is not able to start a new instruction execution, until previous instruction is finalized.
Machine instruction processing in the RISC processor using the pipelining:

<table>
<thead>
<tr>
<th></th>
<th>$T_1$</th>
<th>$T_2$</th>
<th>$T_3$</th>
<th>$T_4$</th>
<th>$T_5$</th>
<th>$T_6$</th>
<th>$T_7$</th>
<th>$T_8$</th>
<th>$T_9$</th>
<th>$T_{10}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>FE</td>
<td>$I_1$</td>
<td>$I_2$</td>
<td>$I_3$</td>
<td>$I_4$</td>
<td>$I_5$</td>
<td>$I_6$</td>
<td>$I_7$</td>
<td>$I_8$</td>
<td>$I_9$</td>
<td>$I_{10}$</td>
</tr>
<tr>
<td>DE</td>
<td>$I_1$</td>
<td>$I_2$</td>
<td>$I_3$</td>
<td>$I_4$</td>
<td>$I_5$</td>
<td>$I_6$</td>
<td>$I_7$</td>
<td>$I_8$</td>
<td>$I_9$</td>
<td></td>
</tr>
<tr>
<td>LD</td>
<td>$I_1$</td>
<td>$I_2$</td>
<td>$I_3$</td>
<td>$I_4$</td>
<td>$I_5$</td>
<td>$I_6$</td>
<td>$I_7$</td>
<td>$I_8$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EX</td>
<td>$I_1$</td>
<td>$I_2$</td>
<td>$I_3$</td>
<td>$I_4$</td>
<td>$I_5$</td>
<td>$I_6$</td>
<td>$I_7$</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ST</td>
<td>$I_1$</td>
<td>$I_2$</td>
<td>$I_3$</td>
<td>$I_4$</td>
<td>$I_5$</td>
<td>$I_6$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
... Pipelining

From the previous two diagrams, it is visible that CISC processor finished instructions after 10 machine cycles, while pipelined RISC has done 6 instruction and the 10\textsuperscript{th} instruction processing started.

The question is: how many times does the pipelining increase the performance?

Theoretically, in infinite time, the acceleration of execution is directly proportional to the length of the pipeline. In our case, the execution can be 5x faster. The common mistake is to think that longer pipeline can accelerate execution. But that is not quite true. The jump instruction changes the address of the next executed instruction and therefore instructions in progress are lost. The Fetch unit has to start loading instructions from new address.

From the beginning of this chapter we know, that the code contains up to 14\% of conditional jumps. A very long pipeline can cause great ineffectiveness, given by unnecessary losses of instructions in progress.
Pipeline queue filling

The pipeline queue has to be filled by a continuous stream of instructions, as it was described earlier. Any delay will decrease the processor speed. The main problem is in the jumps instructions.

The jump instruction to fixed address can be detected early in the first pipeline stages and this information may be quickly passed on to the Fetch Unit to start loading instructions from the new address.

But the problem is with a conditional jump. The result, whether or not a jump will be done will be known just after the execution of the jump instruction. And this is the big weakness of pipelining. CPU manufacturers use different methods to decrease adverse effects of conditional jumps.

Yet, another problem with queue fulfillment arises when the program modifies itself. There are unprocessed instructions loaded in the processor. However, when it writes the instruction back to memory where it was already loaded, the old instruction is executed, not the new one. This problem is solved in modern processors in easy way: the program is not allowed to modify own code while running.
One simple method to manage conditional jumps, is a delayed jump. The processor starts loading instructions from the new address after all unfinished instructions are done. To explain how it works, imagine the next example:

The processor use three level pipelining:

1. **FD** – Fetch and decode instruction.
2. **EX** – Execute instruction.
3. **ST** – Store results.

And a simple code example in C language:

```c
.....
if ( i++ == LIMIT ) Res = 0;
Res += x;
.....
```
Delayed Jump

From the C language code the compiler will create the sequence of machine instructions:

```plaintext
I_1:  CMP i, LIMIT ; compare
I_2:  INC I   ; increment
I_3:  JMPne label ; jump if not equal
I_4:  MOV Res, 0 ; move value to variable
       label:
I_5:  ADD Res, x ; addition
```

Even though the code is in pseudo-assembly code, it is simple to understand. And now we can recreate the diagram of pipeline stages depending on the machine cycle:
... Delayed Jump

<table>
<thead>
<tr>
<th></th>
<th>T₁</th>
<th>T₂</th>
<th>T₃</th>
<th>T₄</th>
<th>T₅</th>
<th>T₆</th>
</tr>
</thead>
<tbody>
<tr>
<td>FD</td>
<td>CMP</td>
<td>INC</td>
<td>JMPne</td>
<td>MOV</td>
<td>NEW</td>
<td></td>
</tr>
<tr>
<td>EX</td>
<td>CMP</td>
<td>INC</td>
<td>JMPne</td>
<td>MOV</td>
<td>NEW</td>
<td></td>
</tr>
<tr>
<td>ST</td>
<td>CMP</td>
<td>INC</td>
<td></td>
<td>-</td>
<td>MOV</td>
<td></td>
</tr>
</tbody>
</table>

From the diagram it is visible that after the execution of the JMP instruction (it does not need to store result) the MOV instruction is in progress and NEW instruction is fetched depending on the JMP result. But MOV processing will continue regardless of the JMP result. And that is bad!

The compiler must reorder the instruction sequence and put one useful instruction after JMP (if not possible, use NOP – no operation).
... Delayed Jump

In our example the compiler can swap instruction $I_2$ and $I_3$ and execution with delayed jump will be correct now:

<table>
<thead>
<tr>
<th></th>
<th>$T_1$</th>
<th>$T_2$</th>
<th>$T_3$</th>
<th>$T_4$</th>
<th>$T_5$</th>
<th>$T_6$</th>
</tr>
</thead>
<tbody>
<tr>
<td>FD</td>
<td>CMP</td>
<td>JMPne</td>
<td>INC</td>
<td>NEW</td>
<td></td>
<td></td>
</tr>
<tr>
<td>EX</td>
<td>CMP</td>
<td>JMPne</td>
<td>INC</td>
<td>NEW</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ST</td>
<td>CMP</td>
<td>-</td>
<td>INC</td>
<td>NEW</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The INC instruction will be executed always as needed. Instruction NEW is loaded correctly depending on JMP result. It can be seen that JMP result is evaluated one machine instruction later, than in normal sequence. Thus we say: delayed jump.
The second well-know method used for better queue fulfillment is bit(s) for jump prediction. The prediction can be divided into 2 groups:

- Static prediction – bits are part of machine instruction and are set by a compiler or a programmer. They are set once and for all.
- Dynamic prediction – bits are in the processor and they are controlled dynamically during the code execution.

One bit static prediction is used in less powerful systems. It generates two failures in every loop – at the beginning and at the end. It does not matter for processors with short pipeline.

In modern high performance systems two bits dynamic prediction is used. The processor monitors the behavior of the conditional jump instruction and changes prediction only after two failures in the sequence. Bits are implemented directly in processor in Branch Prediction Table part to maximize the performance.
The two bits prediction can be depicted by the state diagram:

State N predicts that jump will continue in normal sequence and state Y predicts jump to target address. From the diagram it is clear, that only two jumps in sequence – the Yes edges - can change the prediction from N to Y. And vice-versa.
Manufacturers use super-scalar architecture in the highest performance computers. We can say in a simplified way that the processor has implemented two parallel pipelines.

Usually only one pipeline is working. When conditional jump is detected in early stages of instruction processing, first pipeline continues in processing in the normal way – following instruction sequence. The second pipeline obtains signal from the first one to start execution at conditional jump target address. But saving results is not allowed.

When the result of conditional jump is known, super-scalar control unit in processor decides, which pipeline will continue. The first one can continue in the normal way without losses. When the second one is selected, instructions from target address are in progress and processing can continue without delay.

The disadvantage of super-scalar architecture is the high price.
Hazards – Data and Structural

The pipeline filling is not the only problem of the RISC processors. In many cases a problem may occur, when some pipeline stage needs data, which are not yet available. For example some instruction needs address of operand, but address is not yet stored by the previous instruction. If it happens, we call it a data hazard.

The problem can be solved directly in the pipeline, or by a compiler that prepares the correct instruction sequence.

Another type of the hazard occurs during handling the resources. When more pipeline stages need to load data from memory: e.g. the 1st fetches instruction, the 2nd loads data and the 3rd stores the result. All stage circuits need access to the bus. But computer contains only one bus and it is impossible to use the bus parallelly. Only one unit can use the bus at the same time.

These types of hazards are called structural.
One of the best known RISC processors is ARM – Acorn RISC Machine. This project started in 1983 and the first working chip was made in 1985. The first production chip ARM2 was available in 1986.

The ARM is 32-bit processor with 32-bit data bus and 26-bit address bus. It contains 27 registers and the core consists of 30,000 transistors. Performance was better than Intel 80286 CPU and Motorola 68000.

The processor is based on simplicity. It uses 3-stages pipeline (until 1996). The first stage loads instruction, the second decodes it and the third loads data and executes decoded instruction. The result is directly written to registers. This simple solution eliminates pipeline hazards.

In early 90's Acorn started cooperate with Apple and the result was ARM6 ant ARM7. These processors implement 32-bit address bus, cache on-chip and MMU.
In the 4th ARM generation 5-stages pipeline was introduced in ARM9TDMI processor. Because the execution stage was the longest, it was split into 3 stages – arithmetic computation, memory access and write results back to registers.

The 5th generation of processor – ARM10 – introduced 64-bit data bus to allow fetching two instructions in one cycle. It reduces the problem with slow memory. Pipeline has 6-stages.

Latest ARM generation uses 11-stages pipeline.

ARM processors are very popular in many applications. Mobile phones, PDA, graphics accelerators, routers, play-consoles, notebooks, tablets, robots, etc.

In 2011 ARM have shipped more than 15 billion processors!
The first MIPS (originally an acronym for Microprocessor without Interlocked Pipeline Stages) was introduced in 1985. Its development started in 1981.

The first processor known as R2000 was a full 32-bit version. It had 32 registers, MMU with flat 4GB addressing and virtual memory. The pipeline was 5-stages: fetch, decode, execute, memory-access, write-result. It was possible to work in little- and big-endian memory model.

Although design eliminated a number of useful instructions, such as multiply and divide, it was evident that the overall performance of the computer was dramatically improved, because the chip could run at much higher clock rates.

First 64-bit version was introduced as R4000 in 1991 and implements virtual memory and advanced TLB.
The Rx000 processor family was very important for SUN and SGI workstations.

One of the more interesting applications of the MIPS architecture is its usage in multiprocessor supercomputers. The Silicon Graphics (SGI) refocused its business from desktop graphics workstations to the high-performance computing market in the early 90's.

In the early 1990s MIPS started licensing their design to third-party vendors. The MIPS cores have been commercially successful, now being used in many consumer and industrial applications. MIPS cores can be found in newer Cisco, Mikrotik's routerboard routers, Wifi AP, cable modems and ADSL modems, smartcards, laser printer engines, set-top boxes, robots, handheld computers, Sony PlayStation 2 and Sony PlayStation Portable.
RISC Microcomputers – Microchip, Atmel

The RISC architecture is not only used for phones, desktops, workstations and supercomputers. The RISC is used today even for the smallest 8-bit microcomputers.

One of the best known, massively used microcomputers are PICs produced by Microchip. It implements one working register, 2-stages pipeline, after the jump instruction there is one machine cycle delay. It is based on Harvard architecture and implements only about 40 instructions. PICs are designed in wide range, from battery supply version, up to the fast version with Ethernet and USB.

Another well known RISC microcomputer is AVR from Atmel. The processor is designed as Harvard architecture. It implements 2-stages pipeline, 32 registers and instruction set is designed directly for C-language compiler. It is more user friendly than PIC.

The AVR is fast. The performance in MIPS is equal to clock frequency. PIC uses only quarter of clock signal.