The General Purpose Graphics Processing Unit is one of the most modern parallel systems with the high computing performance. But there are more reasons why to become familiar with this technology:

- Massive parallelism (division of algorithms into elementary steps and its programming).
- Correct data manipulation (transfer between GPU and CPU).
- Digital image handling (processing) and graphical data representation in a computer.
- Representation of colors (RGB, BGR, RGBA, B&W)
- Representation of digital images data – matrices, linear sequence of bytes in memory.
- Introduction of Open Source Computer Vision Library (OpenCV).
- Last but not least: Object programming.
(GP)GPU Computing History

The GPU stands for Graphical Processing Unit and it allows users to use it for General Purpose calculations, thus abbreviation GP-GPU. Let's have a look at a brief overview of the GPU computing history. Because our department is a partner of NVIDIA, we will mainly focus on that manufacturer.

- 1993 – Nvidia Co founded.
- 1994 – 3dfx Interactive founded.
- 1995 – first chip NV1 introduced by Nvidia.
- 1999 - GeForce 256 from Nvidia offered geometrical transformations support.
(GP)GPU Computing History

- 2000 - Nvidia acquires 3dfx Interactive.
- 2002 - GeForce 4 equipped with pixel and vertex shaders.
- 2006 - GeForce 8 – unified computing architecture (not distinguishing pixels and vertex sharers) – Nvidia CUDA.
- 2008 - GeForce 280 – supports computing in double FPU precision
- 2010 - GeForce 480 (Fermi) – first GPU designed directly for general purpose GPU computing.

Department’s labs for this study subject are equipped with Nvidia graphics cards with the Pascal architecture. Therefore it is possible to use latest technology under Windows and Linux operating systems.

This presentation is focused on the Fermi / Kepler / Maxwell / Pascal / Volta architecture and CUDA.
The first GPU computing was the indirect computing over the OpenGL programming interface.

Programs and problems were formulated as calculations using points and textures.

Game developers needed more universal hardware, therefore pixel shaders were developed. It is a simple graphical processor to work with points. It is usually able to compute FPU numbers with single precision. Code is limited to a few instructions. Let's imagine the following simple example:

We have two textures A and B with dimension 100x100 points. We put them on the screen on the same position with the given alpha channel. Thus the result on the screen is:

$$\text{Screen}_{ij} = \alpha_A \cdot A_{ij} + \alpha_B \cdot B_{ij}$$

The result of this simple example is a matrix addition and matrix multiplication by a constant.
In 2/2007 Nvidia introduced the new computing architecture known as CUDA – Compute Unified Device Architecture.

This architecture unified the programming interface of all graphical cards produced by Nvidia at that time.

The programming is made easier. It is not necessary to know the architecture of each graphics card.

It completely removed the need to use OpenGL. The definition of problems by textures is also eliminated.

CUDA is small extension of C/C++ language.

The disadvantage is functionality only on Nvidia cards.

The programming in/by CUDA is very simple and every programmer can do that. But the effective code writing needs a deep knowledge of GPU architecture to use whole GPU computing power.
Advantages of GPU Computing

- GPUs are designed to run parallelly many hundreds of threads. They can virtually execute hundreds of thousands of threads. Therefore this architecture is called Massively Parallel System.

- All threads have to be independent. The GPU does not guarantee the order of thread execution.

- GPU is designed to process the compute intensive code with a limited number of conditional jumps. Better option is the code without “if” conditions.

- GPU does not support execution out of order (like Intel CPU).

- GPU is optimized for the sequential access to the main (global) memory of graphical card. The transfer speed by the bus is up to hundreds of GB/s.

- Most of transistors in GPU are designed for computing. Other auxiliary circuits are minimized. The scheme on the next slide compares the CPU and GPU architecture:
The scheme above shows the ratio of chip parts in a typical modern CPU and GPU. Green areas represent computing units. Yellow areas are controllers and orange ones are memories.

The DRAM memory is not part of GPU nor CPU. But it has to be used to store data for the computing.
The comparison of two specific products, Nvidia GeForce 580 and Intel i7 with 6 cores, is in the table below. From the table it is clear that Nvidia GPU uses three times more transistors and has up to ten times higher computing performance. The bus transfer speed (throughput) is also significantly higher.

<table>
<thead>
<tr>
<th></th>
<th>Nvidia GeForce 580</th>
<th>Intel i7-960 6xCore</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transistors</td>
<td>3000 * 10^6</td>
<td>1170 * 10^6</td>
</tr>
<tr>
<td>Frequency</td>
<td>1.5 GHz</td>
<td>3.5 GHz</td>
</tr>
<tr>
<td>Num. of threads</td>
<td>512</td>
<td>12</td>
</tr>
<tr>
<td>Performance</td>
<td>1.77 Tflops</td>
<td>~200 GFLops</td>
</tr>
<tr>
<td>Throughput</td>
<td>194 GB/s</td>
<td>26 GB/s</td>
</tr>
<tr>
<td>RAM</td>
<td>1.5 GB</td>
<td>~48 GB</td>
</tr>
<tr>
<td>Load</td>
<td>244W</td>
<td>130W</td>
</tr>
</tbody>
</table>
CUDA Architecture
CUDA Architecture

CUDA architecture unified the internal architecture of all Nvidia GPUs. The previous scheme shows that on the highest level there is a graphical card divided to **Multiprocessors**. Every graphics card contains a different number of multiprocessors.

The device memory is shared between all multiprocessors. It consists of three parts: the Global memory, Texture memory and Constants memory.

All multiprocessors can share their data only in device memory!

The design of all microprocessors is the same. All of them contain **shared memory** for all **processors** in the single multiprocessor. All processors have their own bank of **registers**.

Every multiprocessor has a cache to speed up the access to texture and constant memories. Both caches are read only.

This unified architecture and terminology facilitates programming.
As mentioned earlier, in 2010 Nvidia introduced its newest GPU architecture. The scheme of one (streaming) multiprocessor is here →

The multiprocessor contains 32 (FPU double) cores, 16 load/store units, 4 Special function units, 32K x 32bit registers and 64 kB shared memory.
The newest GPU architecture is primarily designed for the general computing, not only for graphics cards. The previous scheme shows only one multiprocessor.

This multiprocessor contains 2x16 cores. Each core has one ALU and FPU unit. One group of 16 cores is called half-warp. One half-warp has one instruction decoder.

All cores are implemented with 32 kB of registers and 64 kB shared memory and L1 data cache.

Four SFU – Special Floating Point Unit are also available to handle transcendental and other special operations such as sin, cos, exp... Four of these operations can be issued per cycle in each multiprocessor.

FPU Units can compute in single and double precision. ALU units support computation with 32 and 64 bits integers.
Fermi Architecture

Here you can see the Fermi architecture in simpler diagram than the manufacturer officially presents (on previous scheme).
## Fermi Successors – Kep., Max., Pas., Volta

<table>
<thead>
<tr>
<th>Tesla Product</th>
<th>Tesla K40</th>
<th>Tesla M40</th>
<th>Tesla P100</th>
<th>Tesla V100</th>
</tr>
</thead>
<tbody>
<tr>
<td>GPU</td>
<td>GK180 (Kepler)</td>
<td>GM200 (Maxwell)</td>
<td>GP100 (Pascal)</td>
<td>GV100 (Volta)</td>
</tr>
<tr>
<td>SMs</td>
<td>15</td>
<td>24</td>
<td>56</td>
<td>80</td>
</tr>
<tr>
<td>TPCs</td>
<td>15</td>
<td>24</td>
<td>28</td>
<td>40</td>
</tr>
<tr>
<td>FP32 Cores / SM</td>
<td>192</td>
<td>128</td>
<td>64</td>
<td>64</td>
</tr>
<tr>
<td>FP32 Cores / GPU</td>
<td>2880</td>
<td>3072</td>
<td>3584</td>
<td>5120</td>
</tr>
<tr>
<td>FP64 Cores / SM</td>
<td>64</td>
<td>4</td>
<td>32</td>
<td>32</td>
</tr>
<tr>
<td>FP64 Cores / GPU</td>
<td>960</td>
<td>96</td>
<td>1792</td>
<td>2560</td>
</tr>
<tr>
<td>Tensor Cores / SM</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>8</td>
</tr>
<tr>
<td>Tensor Cores / GPU</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>640</td>
</tr>
<tr>
<td>GPU Boost Clock</td>
<td>810/875 MHz</td>
<td>1114 MHz</td>
<td>1480 MHz</td>
<td>1530 MHz</td>
</tr>
<tr>
<td>Peak FP32 TFLOPS(^1)</td>
<td>5</td>
<td>6.8</td>
<td>10.6</td>
<td>15.7</td>
</tr>
<tr>
<td>Peak FP64 TFLOPS(^1)</td>
<td>1.7</td>
<td>.21</td>
<td>5.3</td>
<td>7.8</td>
</tr>
<tr>
<td>Peak Tensor TFLOPS(^1)</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>125</td>
</tr>
<tr>
<td>Texture Units</td>
<td>240</td>
<td>192</td>
<td>224</td>
<td>320</td>
</tr>
<tr>
<td>Memory Interface</td>
<td>384-bit GDDR5</td>
<td>384-bit GDDR5</td>
<td>4096-bit HBM2</td>
<td>4096-bit HBM2</td>
</tr>
<tr>
<td>Memory Size</td>
<td>Up to 12 GB</td>
<td>Up to 24 GB</td>
<td>16 GB</td>
<td>16 GB</td>
</tr>
<tr>
<td>L2 Cache Size</td>
<td>1536 KB</td>
<td>3072 KB</td>
<td>4096 KB</td>
<td>6144 KB</td>
</tr>
<tr>
<td>Shared Memory Size / SM</td>
<td>16 KB/32 KB/48 KB</td>
<td>96 KB</td>
<td>64 KB</td>
<td>Configurable up to 96 KB</td>
</tr>
<tr>
<td>Register File Size / SM</td>
<td>256 KB</td>
<td>256 KB</td>
<td>256 KB</td>
<td>256KB</td>
</tr>
<tr>
<td>Register File Size / GPU</td>
<td>3840 KB</td>
<td>6144 KB</td>
<td>14336 KB</td>
<td>20480 KB</td>
</tr>
<tr>
<td>TDP</td>
<td>235 Watts</td>
<td>250 Watts</td>
<td>300 Watts</td>
<td>300 Watts</td>
</tr>
<tr>
<td>Transistors</td>
<td>7.1 billion</td>
<td>8 billion</td>
<td>15.3 billion</td>
<td>21.1 billion</td>
</tr>
<tr>
<td>GPU Die Size</td>
<td>551 mm(^2)</td>
<td>601 mm(^2)</td>
<td>610 mm(^2)</td>
<td>815 mm(^2)</td>
</tr>
<tr>
<td>Manufacturing Process</td>
<td>28 nm</td>
<td>28 nm</td>
<td>16 nm FinFET+</td>
<td>12 nm FFN</td>
</tr>
</tbody>
</table>

\(^1\) Peak TFLOPS rates are based on GPU Boost Clock
Memories in Computer

Up to now we have spoken only about GPU and graphics card. These devices are installed in computer and it is necessary to be familiar with memory organization in computer (see below).

The Device is a graphical card with the DRAM memory and GPU multiprocessors. The Host is any computer with installed device. The memory in the device and the memory in the host are connected only by bus. They are not shared!
Unified Memory

Unified Memory and memory sharing are driving features of modernized GPU architectures. This extends beyond system resources and reaches into L1/L2 Cache and texture cache with GPU.
Computing Process

1. Copy data from the HOST memory to the DEVICE memory.
2. Start threads in DEVICE
3. Execute threads in GPUs multiprocessors.
4. Copy results back from the DEVICE memory to the HOST memory.
The typical GPU computing process is shown on the previous diagram. Before the GPU computing is started, it is necessary to move data from the computer main memory to the global device memory. Data is passed by the computer bus. This bus is much slower than memory buses in the computer and graphics card. Today the graphics card uses usually the PCI-Express bus with transfer speed less than 5 GB/s.

The second step is to transfer code to the GPU and start the computing.

The third phase is the massively parallel execution of threads. During the GPU computing the CPU can continue its own processes.

The last step of computing is transfer of computed data from the device memory back to the computer main memory. Then the CPU in computer can evaluate and use the results.
GPU Computing Efficiency

It is important to keep in mind some basic rules to maximize efficiency of GPU computing:

- Minimize data transfer between host and device. In ideal case transfer data only twice. Before and after computing.
- Use GPU only for task with very intensive calculations.
- GPU with shared memory on the board would be more suitable.
- For intensive data transfer between CPU-GPU use pipelining.
- GPU computing can be used alongside data transfer GPU-CPU or CPU computing.
- Optimize access to shared memory. Sequential access is much faster then random access.
- Reduce divergent threads.
- Select optimal thread grid.
CUDA Programming - Extensions

CUDA is not only a unified GPU architecture. CUDA is mainly programming interface that allows to use GPU computing. Today CUDA is available for C/C++, Fortran, OpenCL, Direct computing, Java and Python.

Now we will shortly deal with the programming in C/C++. CUDA introduced a few language extensions to the standard.

- The **kernel** is a function for GPU threads. The C/C++ is extended for kernel function execution by command “name<<<...>>>(...)”.
- **__device__** is a function modifier. This function will be executed in the device and it can be called only from the device.
- **__host__** is opposite function modifier than **__device__**. Functions marked with this modifier are only for the CPU.
- **__global__** is modifier for kernels. Function will be executed in GPU, but called (started) is from CPU.
Variable type qualifier:

- **__device__** declares a variable that resides in the device as long as application is running.
- **__constant__** is used for variables places in constant memory.
- **__shared__** variable resides in shared memory of the block, where kernel is running.

New types are defined for data shared between the GPU and CPU:

All common data types – **char, uchar, int, uint, short, ushort, long, ulong, float and double** are used as structures with suffix 1, 2, 3 or 4. For example **int3** is a structure with 3 items. All members in structures are accessible by **x, y, z** and **w** fields. The grid dimension uses type **dim3 = uint3**.

```c
int3 myvar;
myvar.x = myvar.y = myvar.z = 0;
```
All threads are organized in a grid (see below) and every thread in this grid has the exact position. Every thread has predefined variables to identify itself among others.

Predefined variables:

- **dim3 gridDim** contains dimension of the whole grid.
- **uint3 blockIdx** contains block position in grid.
- **dim3 blockDim** contains dimension of block (all blocks in the grid have the same dimension).
- **uint3 threadIdx** position of thread in block.
- **int warpSize** contains the warp size in threads.
CUDA – Grid Organization

\[ x = \text{blockIdx.x} \times \text{blockDim.x} + \text{threadIdx.x} \]
\[ y = \text{blockIdx.y} \times \text{blockDim.y} + \text{threadIdx.y} \]
CUDA – Grid Organization

The grid organization is shown on the previous scheme. It is very important for programmers to understand it! But not only understand it. Programmers have to propose the grid before starting the kernel. The kernel code has to be adjusted to the proposed grid. Here, everything relates to everything.

When some thread from the defined grid needs to know its own position, it has to use predefined variables to correctly identify, which part of problem will be computed just in this thread and kernel.

The method of calculation was introduced in the previous diagram. Every thread has to use predefined variables `blockDim`, `blockIdx` and `threadIdx`. Then it is necessary to use the following formulas:

\[
x = blockIdx.x \times blockDim.x + threadIdx.x;
\]

\[
y = blockIdx.y \times blockDim.y + threadIdx.y;
\]

The \( x \) and \( y \) are the exact positions in the grid (2D).
CUDA API contains up to one hundred functions. Here are but a few for starters:

- `cudaDeviceReset()` - function (re)initialize the device.
- `cudaDeviceSynchronize()` - synchronize device and host.
- `cudaGetLastError()` - returns `cudaSuccess` or error code.
- `CudaGetErrorsString(...)` returns string for error code.
- `CudaMalloc(...)` - allocates memory in device.
- `CudaMallocManaged(...)` - allocates unified memory.
- `CudaFree(...)` - releases allocated memory.
- `CudaMemcpy(...)` - copies memory between host and device. Direction of copying is given by the value `cudaMemcpyHostToDevice` or `cudaMemcpyDeviceToHost`.
- `printf()` - CUDA capabilities 2.0 and higher allows to use printf. The output is not displayed on-line, but at the end of computation.
CUDA – Example

// printf() is only supported
// for devices of compute capability 2.0 and above

__global__ void helloCUDA(float f)
{
    printf("Hello thread %d, f=%f\n", threadIdx.x, f);
}

void main()
{
    helloCUDA<<<1, 5>>>(1.2345f);

    if ( cudaGetLastError() != cudaSuccess ) {
        printf( "Error: %s\n", cudaErrorString( cudaGetLastError() ) );
    } else
        printf( "Kernel finished successfully\n" );
    cudaDeviceSynchronize();
}
More examples are in ZIP archive on the web pages for this subject.